We have developed a new self-aligned gate technology for InGaAs High Electron Mobility Transistors with non-alloyed Mo-based ohmic contacts and a very low parasitic capacitance gate design. The new process delivers a contact resistance of 7 Ohm-μm and a source resistance of 147 Ohm-μm. The nonalloyed Mo-based ohmic contacts show excellent thermal stability up to 600 °C. Using this technology, we have demonstrated a 60 nm gate length self-aligned InGaAs HEMT with g m = 2.1 mS/μm at V DS = 0.5 V, and f T = 580 GHz and f max = 675 GHz at V DS = 0.6 V. These are all record or near record values for this gate length.
Introduction
Reducing source and drain parasitic resistance is essential to boosting the frequency response of III-V High Electron Mobility Transistors (HEMTs) [1] [2] . A key to accomplishing this is to shrink the source-gate contact separation, L GS . Stateof-the-art III-V HEMTs typically feature L GS values in the range of 0.5 to 1 μm which result in source resistance (R s ) in InGaAs HEMTs of around 200 ohm-μm. The lowest source resistance in InGaAs HEMTs has been reported by Matsuzaki [3] as R s = 100 Ohm-μm in non-self-aligned devices with a gate-source separation, L GS = 100 nm. To improve beyond this, a self-aligned gate design is essential.
Several self-alignment schemes for InGaAs HEMTs have been demonstrated in the literature [4] [5] . In one approach, after T-shape gate formation, ohmic metal is deposited using the gate as a mask. This results in L GS of about half the gate head size [4] . In a separate approach demonstrated by our group, W was used as non-alloyed ohmic contacts with the gate nested inside an opening in a self aligned way. Through this technology 90 nm gate length InGaAs HEMTs were demonstrated with L GS = 60 nm [5] . This technology featured a simple lift-off gate with high parasitic capacitance. As a result, the frequency response of the fabricated transistors was unremarkable.
In this work, we demonstrate a new self-aligned gate technology with non-alloyed Mo-based ohmic contacts and a very low parasitic capacitance gate design. The new process delivers very low values of contact resistance and source resistance and record high-frequency characteristics. The proposed device architecture allows for the incorporation of a high-K gate dielectric in the gate stack to achieve MOS type devices. The first step in T-shape gate formation is a double-exposure double-development gate resist process (Fig. 1a) . This is followed by etching of an opening in the SiO 2 by anisotropic CF 4 /H 2 /Ar based plasma (Fig. 1b) . We then carry out isotropic etching of the Mo layer by CF 4 /O 2 plasma (Fig. 1c) to place the edge of the Mo contacts at a controlled distance away from the edges of the gate (set by the edge of the SiO 2 sacrificial layer). Following this, we perform a two-step gate recess process which consists of cap removal by a citric acid based solution followed by Ar based plasma for the InP etch stop (Fig. 1d) . This results in a slight undercut of the Mo contact layer. We then evaporate and lift off a Pt/Ti/Pt/Au gate stack followed by a thermal step to drive the Pt into the InAlAs barrier and achieve an effective barrier thickness of t ins = 5 nm.
Process Technology
Devices with L g in the range of 50 to 150 nm were fabricated. Fig. 2 shows a schematic cross section of the final device. Fig. 3 shows STEM images of a fabricated L g = 60 nm device. The gate to source contact separation (L GS ) and siderecess-length (L side ) were 100 nm and 200 nm, respectively. 
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IEDM10-696 978-1-4244-7419-6/10/$26.00 ©2010 IEEE For our first device demonstration, we used a metamorphic InAlAs/InGaAs heterostructure grown on a GaAs substrate with dual Si-doping layers which are located in the upper InAlAs barrier to enhance electron tunneling at the contacts. The channel is made out of In 0.7 Ga 0.3 As and is 10 nm thick. Fig. 4 shows resistance measurements in TLM structures. We compare our approach using Mo blanket deposition and dry etching with a scheme based on standard Mo evaporation plus lift-off. Also, as reference, we add earlier self-aligned Wbased ohmic results [5] . The new Mo-based approach yields an R c of 7 Ohm-μm. This is nearly an order of magnitude improvement over previous self-aligned ohmic-contact technology [5] and a record value among non-alloyed ohmic contacts to InGaAs FETs. Also, blanket Mo deposition yields better results than a Mo lift-off process due to the absence of residual photoresist at the metal-semiconductor interface. Our Mo contact technology is also thermally stable up to 600C. Fig. 6 shows typical current and transconductance characteristics vs. V GS at V DS = 0.5 V. This device exhibits over 2.2 mS/μm of maximum transconductance, a record value for L g = 50 nm HEMTs at V DS = 0.5 V. This result arises from the reduced source resistance of the SAG structure. Fig. 7 shows subthreshold characteristics for V DS = 50 mV and 0.5 V. The subthreshold swing S = 120 mV/dec and DIBL = 160 mV/V that we obtain are not as good as earlier demonstrations from our group. This is the consequence of slightly higher gate leakage current. An optimized heterostructure and Pt sinking process should correct this. 
DC and Microwave Characteristics
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In order to understand the source resistance characteristics of SAG HEMT fabricated by this process, we have directly measured the effective source resistance, R s * , by means of the gate current injection technique [6] , as shown in Fig. 8 . The source resistance R s can be extracted by linear extrapolation of R S * to zero L g [7] . The extracted R s is 147 Ohm-μm. This value is around 30% lower than our previous report on selfaligned W-based devices [5] . Fig. 9 shows the maximum transconductance (g m ) as a function of L g for our devices and state-of-the-art non-selfaligned InAs PHEMTs [8] as well as earlier W-based SAG HEMTs [5] at V DS = 0.5 V. All these devices have about the same t ins = 5 nm. Our fabricated Mo-based SAG devices show improved transconductance and excellent scalability down to L g = 50 nm. In particularly, the L g = 100 nm device exhibits a g m of nearly 2 mS/μm at V DS = 0.5 V.
Microwave performance was characterized from 0.5 to 40 GHz. On-wafer open and short patterns were used to subtract pad capacitances and inductances from the measured device Sparameters. Fig. 10 plots H 21 , Unilateral gain (U g ), MSG and K-factor for a L g = 60 nm device at the peak g m bias condition at V DS = 0.6 V (L g = 60 nm is the smallest microwave device available). obtained from the gate current injection technique. The present devices are compared with those from an earlier self-aligned technique [5] . The actual source resistance is the extrapolation of R s * to L g = 0. Excellent values of f T = 580 GHz and f max = 675 GHz have been obtained. The measured characteristics are well described by a simple lumped model constructed in ADS that predicts f T = 600 GHz and f max = 675 GHz. In addition, we measured this device at the same bias point in a separate system up to 67 GHz. We found f T = 590 GHz and f max = 680 GHz giving credibility to our measurements Fig. 11 shows f T as a function of L g for sub-100 nm InGaAs and InAs HEMTs. The obtained f T value in our devices is the highest ever reported in a HEMT above L g = 50 nm and bodes well for the future scalability of this device design. 
Conclusions
We have demonstrated a new Mo-based SAG HEMT technology that delivers outstanding source resistance and high frequency characteristics. In particular, L g = 60 nm devices exhibit g m = 2.1 mS/μm at V DS = 0.5 V, f T = 580 GHz and f max = 675 GHz at V DS = 0.6 V. Mo-based SAG HEMTs shows extremely low contact resistance of 7 ohm-μm and a source resistance of 147 ohm-μm. This is the first demonstration of a self-aligned gate InGaAs HEMT technology with state-of-the-art frequency response. This result strongly suggests a path towards obtaining Field-Effect Transistors with f T and f max both surpassing 1 THz. 
